Your Position: Home > News > Company News

In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a

2012/8/16??????view:

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

主站蜘蛛池模板: a级成人毛片免费图片| 欧美无遮挡国产欧美另类| 2022福利视频| 久久精品人人槡人妻人人玩AV| 国产乱妇乱子视频在播放| 奶大灬舒服灬太大了一进一出| 永久在线免费观看港片碟片| 黄色一级大片儿| 久久精品国产99国产精2020丨| 国产亚av手机在线观看| 在线天堂中文www官网| 日韩精品高清自在线| 理论片福利理论电影| 黄色免费网址大全| asspics美女裸体chinese| 九九视频高清视频免费观看| 免费污片在线观看| 国产成人免费片在线观看| 女人18毛片a级| 日本特黄特黄刺激大片| 欧美日韩一区二区三区色综合| 色爱区综合激情五月综合激情| 2020精品国产自在现线看| 一级片免费试看| 亚洲人成电影在线观看青青| 午夜影放免费观看| 国产在线xvideos| 国产精品特黄毛片| 天天操天天舔天天干| 无人在线观看视频高清视频8| 欧美丰满熟妇XXXX性大屁股| 男人j桶进女人免费视频| 色妞WW精品视频7777| 久草福利在线观看| 4hu四虎永久免在线视| √在线天堂中文最新版网| 丰满多毛的大隂户毛茸茸| 久久精品国产自在一线| 亚洲一级视频在线观看| 亚洲欧美日韩中文字幕在线一| 伊人色综合网一区二区三区|